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The occurrence of high switching activity when the response to a test vector is captured by ﬂip-
ﬂops in scan testing may cause excessive IR drop, resulting in signiﬁcant test-induced yield loss.
This paper addresses the problem with a novel method based on test set modiﬁcation, featuring
(1) a new constrained X-identiﬁcation technique that turns a properly selected set of bits in a fully-
speciﬁed test set into X-bits without fault coverage loss, and (2) a new LCP (low capture power)
X-ﬁlling technique that optimally assigns 0’s and 1’s to the X-bits for the purpose of reducing the
switching activity of the resulting test set in capture mode. This method can be readily applied in
any test generation ﬂow for capture power reduction without any impact on area, timing, test set
size, and fault coverage.
Keywords: Low Capture Power, X-Identiﬁcation, X-Filling.
1. INTRODUCTION
The combination of full-scan design and automatic test
pattern generation (ATPG) forms the basis of scan testing.
Due to its simplicity and efﬁciency, as well as wide sup-
port from designers, tool vendors, and tester makers, scan
testing will continue to be a mainstream test scheme in
foreseeable future.1
In a full-scan sequential circuit, all functional ﬂip-ﬂops
(F/Fs) are replaced with scan F/Fs that operate in two
modes: shift and capture. In shift mode, scan F/Fs form
one or more scan chains directly accessible from a tester.
This mode is used to load a test vector through shift-in or
to observe a test response through shift-out, for the combi-
national portion of the sequential circuit. In capture mode,
scan F/Fs operate as functional F/Fs and load the response
of the combinational portion to a test vector preparatory to
shift-out later in shift mode. Therefore, the task of testing
a full-scan sequential circuit is reduced to that of testing
its combinational portion, in that now it is sufﬁcient to
generate test vectors only for the combinational portion by
using combinational ATPG.1
∗Author to whom correspondence should be addressed.
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Despite many advantages of scan testing, its applicabil-
ity is being severely challenged recently by the following
three problems: test data volume, test application time, and
test power dissipation.
The problems of test data volume and test application
time are caused by larger gate and F/F counts, longer scan
chains, and the use of complex fault models, such as the
transition delay fault model, all inevitable in the deep sub-
micron (DSM) era. These problems can be addressed with
test compaction, multi-capture clocking, and compression-
decompression,2 etc.
The power dissipation of a CMOS circuit consists of
static dissipation due to leakage current and dynamic dissi-
pation due to switching activity, with the latter being dom-
inant. Dynamic power dissipation in scan testing occurs in
both shift and capture modes. In shift mode, a test vec-
tor or a test response is shifted through all scan chains
of a full-scan circuit serially, resulting in shift power dis-
sipation. In capture mode, the response of the combina-
tional portion of a full-scan circuit to a test vector is
loaded into all F/Fs in parallel, resulting in pronounced
capture power dissipation when the test vector and its cor-
responding response have opposite logic values for a large
number of F/Fs. It has been shown that test power dissipa-
tion, including shift power dissipation and capture power
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dissipation, is signiﬁcantly higher than functional power
dissipation.3
High test power dissipation is causing more and more
serious problems in scan testing, especially for large-scale,
high-speed, and low-power DSM integrated circuits.45
Generally, there are two types of impact of test power dis-
sipation: accumulative and instantaneous.
The accumulative impact often occurs in shift mode
when a large number of clock pulses are applied. In shift
mode, a test vector or a test response is shifted through
all scan chains with several hundreds to several thousands
of clock pulses, depending on the maximum scan chain
length. As a result, the accumulative impact often mani-
fests itself as excessive heat, which may permanently dam-
age the circuit under test or reduce its reliability by causing
accelerated electromigration.6
The instantaneous impact may occur in both shift and
capture modes, even for one clock pulse. In this case, high
switching activity for the clock pulse may cause IR drop,
which is a drop in power supply voltage due to a current
(I) ﬂowing through a resistive transistor network (R). Such
a power supply voltage drop in a circuit causes F/F mal-
function and/or increases circuit delay. This can result in
faulted test responses, leading to test-induced yield loss on
top of process-related yield loss.78
Excessive test power dissipation in scan testing is
becoming more and more pronounced and serious as a
cost-factor and/or a yield-killer. Thus, there exists a strong
need for test power reduction in order to maintain the
applicability of scan testing. Generally, alleviating the
accumulative impact requires reducing both average and
peak power dissipation in shift mode, and alleviating the
instantaneous impact requires reducing peak power dissi-
pation in both shift and capture modes.
Many techniques have been proposed for shift power
reduction, mostly based on four major approaches, namely
scheduling, test vector manipulation, circuit modiﬁcation,
and scan chain modiﬁcation. Test scheduling9 takes the
power budget into consideration when selecting mod-
ules to be tested simultaneously. Test vector manipula-
tion includes power-aware ATPG,10–12 static compaction,13
test vector modiﬁcation,14 test vector reordering,15 test
vector compression,16 and coding.17 Circuit modiﬁcation
includes transition blocking,18 clock gating,19 and multi-
duty scan.8 Scan chain modiﬁcation includes scan chain
reordering,1620 scan chain partitioning,21 and scan chain
modiﬁcation.22
Compared with shift power reduction, capture power
reduction is more difﬁcult due to the following reasons:
• Capture is often conducted for all clock domains
simultaneously since capturing test responses one clock
domain at a time may lead to excessive memory usage,
long run time, and more test vectors in ATPG. Capturing
for all clock domains simultaneously, however, dramati-
cally increases the possibility of high switching activity.
• Capture clock timing is far more rigid than shift clock
timing, making it difﬁcult to achieve capture power reduc-
tion by manipulating capture clock timing in terms of fre-
quencies and phases.
• Functional paths are activated in capture mode, mak-
ing it risky to use the circuit modiﬁcation approach
to reduce state transitions at F/Fs for capture power
reduction.
These characteristics of the capture mode in scan test-
ing make it preferable to achieve capture power reduction
through test vector manipulation, instead of clock or circuit
modiﬁcation. Test vector manipulation includes test vec-
tor generation23–2527 and test set modiﬁcation.2627 Capture
power reduction based on test set modiﬁcation is especially
beneﬁcial since it can achieve capture power reduction
without any impact on area, timing, test set size, and fault
coverage. For this reason, this paper uses the approach of
test set modiﬁcation for capture power reduction.
Previous capture power reduction methods based on test
set modiﬁcation include those proposed in Ref. [26, 27].
They ﬁrst conduct X-identiﬁcation to ﬁnd don’t care bits
(X-bits) in a fully-speciﬁed test set without incurring fault
coverage loss, and then conduct X-ﬁlling to assign 0’s and
1’s to the X-bits for capture power reduction. However,
these methods may suffer from the following problems:
• The run time of the method described in Ref. [26]
may be long. This is because it identiﬁes X-bits with
a simulation-based procedure called bit-stripping, which
requires conducting fault simulation for all test vectors and
all bits in a test vector. In addition, X-bits are found by
checking one bit at a time in one test vector, without tak-
ing vector-dependency in a test set and bit-dependency in a
test vector into consideration. This may result in a smaller
number of X-bits, thus limiting its effect in capture power
reduction.
• The method described in Ref. [27] uses a more
aggressive X-identiﬁcation procedure,28 which is based on
justiﬁcation and implication techniques that are typically
used in ATPG, and targets a test set as a whole. The pro-
cedure needs less fault simulation time and can identify
more X-bits, which increases the chance of achieving bet-
ter effect in capture power reduction. However, the pro-
cedure provides no control on how identiﬁed X-bits are
distributed in a test set, and some resulting X-bit distribu-
tions may not help much in capture power reduction. In
addition, the method in Ref. [27] uses a simple X-ﬁlling
technique that may not be globally effective in reducing
capture power dissipation.
This paper addresses the above problems with a novel
capture power reduction method based on test set modiﬁ-
cation. Two unique techniques are proposed: First, a con-
straint generation technique is used in X-identiﬁcation that
turns a properly selected set of bits in a fully-speciﬁed test
set into X-bits in order to achieve a more effective X-bit
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distribution. Second, a partial-symbolic X-simulation tech-
nique is used in X-ﬁlling to determine more effective logic
values for X-bits. These two techniques make it possible
to achieve more effective capture power reduction.
Note that the new capture power reduction method of
this paper can be applied effectively with any shift power
reduction method that are not based on test set modi-
ﬁcation. For example, one can use the multi-duty scan
method8 for shift power reduction as it just uses different
shift clock phases in shift mode to prevent a large num-
ber of scan F/Fs from operating simultaneously. Since this
method is totally independent from any test set, it can work
effectively with any capture power reduction based on test
set modiﬁcation. This way, reduction in both shift power
and capture power can be achieved in one scheme.
The rest of the paper is organized as follows. Section 2
describes the research background. Section 3 presents the
new method for capture power reduction. Section 4 shows
experimental results, and Section 5 concludes the paper.
2. BACKGROUND
2.1. Capture Power Reduction
A general full-scan circuit is shown in Figure 1, which
consists of a combinational portion with primary inputs
(PIs) and primary outputs (POs), as well as scan F/Fs cor-
responding to pseudo primary inputs (PPIs) and pseudo
primary outputs (PPOs). In Figure 1, v is a test vector. The
PI and PPI bits in v are denoted by v: PI and v: PPI,
respectively. The combinational portion implements logic
function f , and its functional response to v is f v. The
PO and PPO bits in f v are denoted by f v: PO and
f v: PPO, respectively.
If a bit x in v: PPI and its corresponding bit y in
f v: PPO have opposite logic values at a scan F/F as
shown in Figure 2, a capture transition occurs at its out-
put in capture mode when SE (Scan Enable) is 0. In this
case, the bit x in the test vector v is called a capture-
transition-causing bit. It has been demonstrated that the
number of capture transitions for a test vector is closely
correlated with the level of switching activity caused by
the test vector.13 Therefore, capture power reduction is
often realized through reducing capture transitions.23–27
Given a fully-speciﬁed test set T , the maximum number
of capture transitions per test vector in T is denoted by
SI
m1 Combinational
Portion
PIs
Scan
F/Fs
n
PPIs f
SO
m2
POs
n
PPOs
v f(v)
n
<v: PI>
<v: PPI>P
<f(v): PO>
<f(v): PPO>
Fig. 1. A general full-scan circuit.
x: PPI Scan
F/F
y: PPO
SI
CK
SE = 0
1
Selected
Non-Selected
0
Fig. 2. Capture transition at a scan F/F.
MCT(T ). In order to reduce the instantaneous impact of
capture power dissipation in scan testing conducted with
T , it is necessary to reduce MCT(T ) as much as possible.
In this paper, we try to achieve this goal by modifying T
without affecting its size or fault coverage.
Modifying a given test set T for capture transition
reduction typically involves two steps: X-Identiﬁcation and
X-ﬁlling. X-Identiﬁcation is to convert some bits in T into
X-bits without reducing its fault coverage. X-ﬁlling is to
assign proper 0’s and 1’s to the X-bits so that MCT(T ) is
reduced. More discussions on these two steps are given in
2.2 and 2.3.
2.2. X-Identiﬁcation
X-identiﬁcation described in Ref. [26] is based on a proce-
dure called bit-stripping. It is performed on one test vector
v at a time for a test set T . Each test vector v is ﬁrst fault-
simulated to determine the set of essential faults, denoted
by F v, that are only detected by v and by no other test
vector in T . Then the ﬁrst bit in v is tentatively changed
to an X-bit and 3-valued fault simulation is conducted to
check if all the faults in F v are still detected. If so, the
bit is kept as an X-bit, otherwise the bit is restored to its
previous value. This process is repeated for all bits in v.
The run time of bit-stripping is roughly proportional to
the product of the number of faults, the number of test
vectors, and the number of bits in a test vector, which
can be long for a large circuit. In addition, the number
of X-bits identiﬁed by bit-stripping depends on the order
of test vectors processed in a test set and the order of
bits processed in a test vector. No solution is available yet
for ﬁnding an optimal order to maximize the number of
identiﬁed X-bits.
X-identiﬁcation described in Ref. [27] is based on a
more aggressive procedure called XID. It is performed on
all test vectors in a whole test set simultaneously, instead
of on one individual test vector at a time. First, essential
faults for all test vectors are determined, and then logic
values at some bits in the whole test set for detecting all
essential faults of each test vector are obtained with justi-
ﬁcation and implication techniques that are typically used
in ATPG. Other bits whose logic values are not determined
are left as X-bits after additional adjustment is done to
detect all faults.
The run time of XID is roughly proportional to the prod-
uct of the number of faults and the number of test vectors,
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Fig. 3. Impact of X-distribution.
which is generally shorter than that of bit-stripping.26 In
addition, more X-bits are often identiﬁed by the XID pro-
cedure since all test vectors are processed simultaneously
with sophisticated and algorithmic techniques of justiﬁca-
tion and implication.
However, the XID procedure is unconstrained in that it
may convert any bit in a test set T into an X-bit, resulting
in an unpredictable X-bit distribution. This is undesir-
able since some X-bit distributions may not be effective
in reducing MCT(T ). This is illustrated in Figure 3. As
shown in Figure 3(a), the original test set T has two test
vectors v1 and v2, with 3 and 2 capture transitions, respec-
tively. That is, MCT(T ) is 3. Figure 3(b) and Figure 3(c)
show two X-identiﬁcation results for T , both with 3 X-
bits. For X-bit distribution A, X-ﬁlling can reduce the
number of capture transitions of v1 to 2 and that of v2 to 0.
In this case, MCT(T ) becomes 2. For X-bit distribution B,
X-ﬁlling can reduce the number of capture transitions of
v1 to 1 and that of v2 to 1. In this case, MCT(T ) becomes
1. Obviously, X-bit distribution B is better for the purpose
of reducing MCT(T ).
Another issue with the XID procedure is that it may
identify X-bits at non-capture-transition-causing bits. In
Figure 3(a), for example, the ﬁrst bit in v1 is a non-capture-
transition-causing bit. Obviously, turning this bit into an
X-bit will adversely affect capture transition reduction.
2.3. X-Filling
After X-bits are identiﬁed by X-identiﬁcation for a test
set T , X-ﬁlling is conducted to assign proper 0’s and 1’s
to the X-bits so that MCT(T ) is reduced. There are two
approaches to X-ﬁlling, depending on whether only X-bits
in a test vector are targeted or X-bits in the response to the
test vector are also targeted. Generally, taking X-bits in a
test vector and its response into consideration in X-ﬁlling
can lead to better results in capture power reduction. The
LCP (low capture power) X-ﬁlling method described in
Ref. [27] is a typical method based this approach.
In order to conduct LCP X-ﬁlling for a test vector v
with at least one X-bit, 3-valued logic simulation on {0,
1, X} is ﬁrst conducted for v to obtain its response f v
as shown in Figure 1. Then, the LCP X-ﬁlling method
processes each bit-pair between v: PPI and f v: PPO
if there is an X-bit in v: PPI, f v: PPO, or both. Such
a bit-pair is called an X-bit-pair, which has three types as
shown in Table I.
Depending on the type of an X-bit-pair, the LCP X-
ﬁlling method ﬁrst determines necessary logic values for
the X-bits in the X-bit-pair, and then use techniques of
assignment, justiﬁcation, or their combination to bring the
determined logic values to the X-bits. Examples are shown
in Figure 4.
Obviously, X-ﬁlling for a Type-A X-bit-pair is the eas-
iest and will always be successful since it only needs to
assign a logic value to a pseudo primary input. X-ﬁlling for
a Type-B X-bit-pair is relatively difﬁcult since it requires
justifying a logic value on a pseudo primary output. X-
ﬁlling for a Type-C X-bit-pair is also relatively difﬁ-
cult and may take a longer time since it may need two
assignment-justiﬁcation trials. The effort of X-ﬁlling for
each type of X-bit-pair is also summarized in Table I.
However, the LCP X-ﬁlling method is conducted for one
X-bit-pair at a time. Especially, the logic values for the X-
bits in an X-bit-pair is determined by the rules shown in
Table I, without taking the dependency among different X-
bit-pairs into consideration. This may adversely affect cap-
ture transition reduction. An example is shown in Figure 5.
It is assumed that v: PPI = ab c = 111 and
f v: PPO = x y z = 011 before X-identiﬁcation
as shown in Figure 5(a). That is, initially, the test vector
v has only one capture transition. Now assume that one
X-bit is identiﬁed at a by X-identiﬁcation as shown in
Table I. Types of X-bit-pair.
LCP X-ﬁlling
v: PPI f v: PPO Logic value for X Effort
Type-A X b2 b2 Low
Type-B b1 X b1 Medium
Type-C X X 0–0 High
1–1
(b1, b2: 0 or 1).
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(a) X-filling for a Type-A X-bit-pair 
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(c)  X-filling for a Type-C X-bit-pair
Fig. 4. LCP X-ﬁlling.
Figure 5(b). In this case, 3-valued logic simulation will
ﬁnd three X-bit-pairs: a, x= X, 0 b, y= 1X, and
c, z = 1X. Assume that ax = X0 is processed
ﬁrst in X-ﬁlling. Based on the rules shown in Table I, the
logic value for the X-bit on a is determined to be 0. How-
ever, assigning 0 to a automatically brings 0 to both y and
z, creating two new capture transitions. This is because
there usually is dependency among different X-bit-pairs.
0
a
b
c
x
y
z
<v: PPI> <f(v): PPO>
f (v)
1
1
1
1
0
1
(a) Original test vector
<v: PPI> <f(v): PPO>
f (v)
0
v
a
0
X
1
1
X
0
Xb
c
x
y
z
0
0
(b) X-identification and X-filling results
Fig. 5. Dependency among X-bit-pairs.
In this case, 1 is a better choice for the X-bit on a although
it results in a capture transition.
The example in Figure 5 shows that, determining logic
values for X-bits in an X-bit-pair locally by using the rules
shown in Table I only for that particular X-bit-pair may
not lead to a good result. Generally, it is preferable to
determine logic values for X-bits in an X-bit-pair glob-
ally by taking dependency among different X-bit-pairs into
consideration.
2.4. Motivation
As described in 2.2 and 2.3, previous capture power reduc-
tion methods based on test set modiﬁcation have the fol-
lowing problems in X-identiﬁcation and X-ﬁlling:
• Unconstrained X-identiﬁcation may not lead to
an effective X-bit distribution in which non-capture-
transition-causing bits keep their values and capture-
transition-causing bits are selectively turned into X-bits so
that MCT(T ) can be effectively reduced for a test set T .
• Dependency among different X-bit-pairs is ignored in
X-ﬁlling. Determining logic values for the X-bits in an X-
bit-pair without taking other X-bit-pairs into consideration
adversely affects the effect of X-ﬁlling.
Therefore, there is a strong need for improving X-identi-
ﬁcation and X-ﬁlling, the key procedures in any capture
power reduction method based on test set modiﬁcation. In
the following, we address the above problems with two
unique techniques: constrained X-identiﬁcation for ﬁnding
an effective X-bit distribution and X-bit-pair-dependency-
aware X-ﬁlling for effective capture transition reduction.
3. NEW METHOD FOR CAPTURE
POWER REDUCTION
3.1. General Flow
The general ﬂow of the new method for modifying a
test set to reduce its capture power dissipation is shown
in Figure 6. The procedure starts from an initial fully-
speciﬁed test set Tint. Note that during the generation
of Tint, X-ﬁlling may be needed for X-bits existing in
intermediate test cubes. X-ﬁlling at this stage should be
targeted for detecting more secondary faults in order to
reduce the size of Tint. After Tint is generated, a constrained
X-identiﬁcation procedure is conducted to ﬁnd X-bits for
Tint in an X-bit distribution that is effective for capture
transition reduction. The result is an intermediate test set
Tx. Then, X-ﬁlling for the X-bits in Tx is conducted with
an X-bit-pair-dependency-aware LCP X-ﬁlling procedure.
X-ﬁlling at this stage is targeted for reducing the number
of capture transitions. The resulting fully-speciﬁed test set
Tﬁn is the ﬁnal test set with lower capture power than Tint.
The details of constrained X-identiﬁcation and X-bit-
pair-dependency-aware LCP X-ﬁlling are described in 3.2,
and 3.3, respectively.
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Tint: initial fully-specified test set
c_limit: allowed number of capture transitions per test vector
Constrained X-Identification
Tx: intermediate test set with X-bits
X-Bit-Pair-Dependency-Aware LCP X-Filling
Tfin: final fully-specified test set
Fig. 6. General procedure for capture power reduction.
3.2. Constrained X-Identiﬁcation
3.2.1. Basic Procedure and Requirements
The basic procedure of constrained X-identiﬁcation is the
same as that in Ref. [29]. Similar to unconstrained X-
identiﬁcation,28 it operates on all test vectors in a test
set simultaneously using justiﬁcation and implication tech-
niques to maximize the number of identiﬁed X-bits. The
unique feature of our procedure is that it limits the X-bit
search at a set of pre-speciﬁed bits, called changeable bits,
while keeping the logic values for the rest of bits, called
ﬁxed bits, unchanged. The changeable/ﬁxed bit speciﬁca-
tion is provided by a constraint matrix.
Figure 7 shows an example of constrained X-identiﬁ-
cation. Figure 7(a) shows a circuit and its initial fully-
speciﬁed test set. Figure 7(b) shows a constraint matrix,
where “∗” and “–” indicate changeable bits and ﬁxed bits,
respectively. The result of constrained X-identiﬁcation
based on the constraint matrix is also shown in Figure 7(b).
This example also shows that, while no X-bit will be iden-
tiﬁed at any ﬁxed bit, usually only part of changeable bits
can be turned into X-bits.
a
b
c
a
v1
v2
v3
v4
1
1
0
0
b
1
0
1
1
c
0
1
0
1
(a) Circuit and initial test set
(b) Constraint matrix and the result of constrained
X-identification
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1
1
0
X
b
1
0
1
1
c
0
1
X
1
a
v1
v2
v3
v4
–
–
b c
*
* *
*
––
– –
–
–
Fig. 7. Example of constrained X-identiﬁcation.
3.2.2. Constraint Matrix Generation
The key task in constrained X-identiﬁcation is to gener-
ate an effective constraint matrix. Obviously, non-capture-
transition-causing bits should be speciﬁed as ﬁxed bits.
On the other hand, capture-transition-causing bits should
be selectively speciﬁed as changeable bits. The criterion
of selecting changeable bits for a test set T is to make
sure that the resulting X-distribution can effectively reduce
MCT(T ) as discussed in 2.2. The procedure of generating
a constraint matrix for a test set is proposed as follows:
Step 1: Identify the capture-transition-causing bits
and non-capture-transition-causing bits for each test
vector by conducting 2-valued logic simulation.
Step 2: Specify the non-capture-transition-causing
bits for all test vectors as ﬁxed bits.
Step 3: Select a set of capture-transition-causing bits
for a test vector and specify them as changeable bits.
Repeat this step for all test vectors.
Step 4: Specify the remaining capture-transition-
causing bits for all test vectors as ﬁxed bits.
The method for selecting changeable bits for a test vec-
tor at Step 3 is described in the following. We ﬁrst discuss
the basic idea for changeable bit selection and then provide
an algorithm for selecting changeable bits.
The concept for selecting changeable bits from capture-
transition-causing bits in a test vector is illustrated in
Figure 8. The basic idea is that, only when n, the num-
ber of capture-transition-causing bits for a test vector, is
greater than c_limit (the number of allowed capture tran-
sitions per test vector as shown in Figure 6, then we select
d changeable bits from the n capture-transition-causing
bits, where d = n− c_limit. In the example shown in
Figure 8, the number of capture-transition-causing bits of
vi is greater than c_limit by a difference of d. In this
case, we select d bits from its capture-transition-causing
bits as changeable bits. As for vj , no changeable bits are
selected from its capture-transition-causing bits since the
number of capture-transition-causing bits of vj is smaller
than c_limit.
Introducing the concept of c_limit allows us to
avoid over-conducting X-identiﬁcation or conducting
vjvi
Test
Vectors
Capture-
Transition-
Causing-
bits
Changeable Bits
d
c_limit
Fixed Bits
Fig. 8. Concept of constraint matrix generation.
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unnecessary X-identiﬁcation for a test vector. This way,
more X-identiﬁcation capability is reserved for other test
vectors. As a result, a globally better effect can be achieved
in capture transition reduction for the whole test set. Obvi-
ously, the ﬁnal effect of capture transition reduction is
dependent on the value of c_limit. If it is too large, fewer
changeable bits will be speciﬁed in a constraint matrix,
resulting in fewer X-bits, and thus less capture power
reduction. If it is too small, a large number of change-
able bits will be speciﬁed in a constraint matrix, making
the constrained X-identiﬁcation procedure29 unable to suc-
cessfully ﬁnd X-bits on all changeable bits, again leading
to unsatisfactory capture power reduction effect. Heuristi-
cally, c_limit can be set as ×MCTT  for a given test
set T , where 0< < 1.
Now that d, the number of changeable bits, is deter-
mined by using c_limit, next we show how to select
d changeable bits from n capture-transition-causing bits,
where n > c_limit. The basic idea is to select a capture-
transition-causing bit on which the possibly identiﬁed X-
bit is easy to handle later in X-ﬁlling. An example is
shown in Figure 9, where v is the initial test vector, and
its response f v is obtained by 2-valued logic simulation.
Obviously, v has two capture-transition-causing bits: a and
b. Suppose that one changeable bit needs to be selected
from them. In order to make the selection, v is ﬁrst con-
verted to v′ by turning all capture-transition-causing bits
into Xs. Then, 3-valued simulation with {0, 1, X} is con-
ducted for v′ to obtain f v′. Comparing v′ and f v′, it
is clear that there are two X-bit-pairs corresponding to a
and b, respectively. The X-bit-pair with regard to a is of
Type-C, while the X-bit-pair with regard to b is of Type-
A, as deﬁned in Table I. As shown in Figure 4, X-ﬁlling
for a Type-A X-bit-pair will always be successful with a
simple assignment operation. That is, it is easier to handle
a Type-A X-bit-pair in X-ﬁlling than a Type-C X-bit-pair.
Therefore, it is preferable to select b as a changeable bit
v f
0
0
1
1
0
1
1
0
v ′ f (v′)
0
X
1
X
0
X
X
0
simulation
3-valued
simulation
a
b
a
b
(v)
2-valued
Fig. 9. Changeable bit selection.
in order to make constrained X-identiﬁcation to try to ﬁnd
an X-bit on b.
Based on the basic idea illustrated in Figure 9, the algo-
rithm for selecting d changeable bits for a test vector v is
proposed as follows:
Step 1: Identify all capture-transition-causing bits for
v by 2-valued logic simulation.
Step 2: Convert v to v′ by replacing all capture-
transition-causing bits with Xs, and identify all X-bit-
pairs by conducting 3-valued logic simulation with {0,
1, X}.
Step 3: First, select all capture-transition-causing bits
corresponding to Type-A X-bit-pairs as changeable bits.
If more changeable bits need to be selected, then select
capture-transition-causing bits corresponding to Type-C
X-bit-pairs as changeable bits.
In Step 3, if there are multiple Type-C X-bit-pairs from
which changeable bits need to be selected, we select those
with larger reach values. Here, the reach value of a Type-
C X-bit-pair ab, where a and b are bits in v′: PPI
and f v′: PPO, respectively, is deﬁned as the number of
Xs in v′ that is structurally reachable from b. Obviously,
the larger the reach value, the more likely a successful
justiﬁcation of a required logic value on b.
3.3. X-Bit-Pair-Dependency-Aware X-Filling
As shown in Figure 6, after constrained X-identiﬁcation
is conducted and an intermediate test set with X-bits is
obtained, X-ﬁlling is then conducted, one test vector at a
time. The purpose is to ﬁll X-bits in a test vector with
proper logic values so that the number of capture transi-
tions is reduced as much as possible.
In the following, we propose an X-bit-pair-dependency-
aware LCP (low capture power) X-ﬁlling method, whose
general procedure is shown in Figure 10. It is similar to
the LCP X-ﬁlling method described in Ref. [27] in that it
also uses techniques of assignment, justiﬁcation, and their
combinations for bringing necessary logic values to the
X-bits in an X-bit-pair for capture transition reduction, as
illustrated in Figure 4. The difference is in how necessary
logic values are determined for the X-bits in an X-bit-pair.
The X-bit-pair-dependency-aware LCP X-ﬁlling
method collects dependency information among differ-
ent X-bit-pairs in a test vector through partial-symbolic
X-simulation in the procedure A of Figure 10. The infor-
mation is used in determining proper logic values for the
X-bits in an X-bit-pair in the procedure B of Figure 10.
Taking X-bit-pair dependency into consideration in logic
value determination for X-bits makes it possible for the
new X-ﬁlling method to achieve a globally better result in
capture transition reduction.
The details of dependency information collection and
logic value determination are described in 3.3.1 and 3.3.2,
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Tfin: final fully-specified test set
N
Y
N
Y Y
N
A
B
Succesfull?
Select an X-bit-pair bp
Conduct logic value realization on the X-bits
Conduct logic value determination for X-bits in bp
All X-bit pairs in tv processed?
Collect dependency information on all X-bit-pairs in tv
All X test vectors in Tx processed?
Select an X test vector tv
Tx: intermediate test set with X-bits
Fig. 10. New LCP X-ﬁlling procedure.
respectively. Detailed information on how to realize the
determined logic values by assignment and justiﬁcation in
X-ﬁlling can be found in Ref. [27].
3.3.1. Dependency Information Collection
X-bit-pair dependency information is collected through
partial-symbolic X-simulation, whose basic concept was
originally proposed for fault diagnosis.30 An extension of
this analysis technique is made in this paper since it helps
in exploring the dependency among all X-bit-pairs in a test
vector.
Suppose that the test vector under X-ﬁlling is v′, which
has m X-bits identiﬁed from a fully-speciﬁed initial test
vector v. v′ is called an X test vector. Partial-symbolic X-
simulation is conducted for v′ as follows: First, the m iden-
tical X-bits in v′ are replaced with m different X-symbols,
X1X2    Xm. The resulting test vector, v′′, is called a
symbolic X test vector. Then partial-symbolic propagation
is conducted for v′′ by repeatedly applying the following
two rules:
Rule 1: If the result of a logic function is the inver-
sion of an X symbol Xi (	Xi), the result is represented
with 	Xi (Xi).
Rule 2: If the result of a logic function is neither a
logic value (0 or 1) nor the inversion of an X symbol
Xi (	Xi), the result is represented with a new X symbol.
These rules are devised to preserve only the logic
inversion function but ignore all other logic functions in
partial-symbolic propagation. The purpose is to reduce
memory usage while retaining useful structural and logic
X
G1
1
1
c
d
0
G2
G4
G5
G6
x (PPO1)
y (PPO2)
z (PPO3)1
X2
X1
X4
G3
X3
X3
0 01
1
X
X
X
v′ v′′
f (v ′′ )
X
0
f (v ′ )a (PPI1)
b (PPI2)
e(PPI3)
X2
Fig. 11. Partial-symbolic X-simulation.
information as much as possible. Note that partial-
symbolic X-simulation is conducted on the combinational
portion of a full-scan sequential circuit. As a result, only
primary combinational logic functions need to be consid-
ered in Rule 1 and Rule 2.
Figure 11 shows an example of partial-symbolic X-
simulation. The X test vector v′ has three X-bits, and its
corresponding symbolic X test vector v′′ is obtained by
replacing the three X-bits with three different X-symbols,
X1, X2, and X3. Partial-symbolic propagation is con-
ducted by repeating Rule 1 and Rule 2. For example, since
the output of G2 is the inversion of X2, it is represented
with 	X2. Since the output of G4 is OR(X1, 	X2), it is rep-
resented with a new X-symbol, X4.
Generally, partial-symbolic X-simulation can collect
more dependency information on X-bit-pairs than 3-valued
logic simulation, as demonstrated by the example of Fig-
ure 11. Here, the result of conducting 3-valued logic sim-
ulation on v′ only reveals a simple X-bit-pair XX
for e z. The result of conducting partial-symbolic X-
simulation on v′′, on the other hand, reveals a symbolic
X-bit-pair X3 	X3 for e z, which shows that it is
impossible to bring the same logic value to both e and z.
Obviously, such detailed dependency information can not
be obtained from 3-valued logic simulation.
3.3.2. Logic Value Determination
Suppose that X-ﬁlling needs to be conducted for an X test
vector v′, and it is necessary to determine logic values for
the X-bits in v′ and f v′, where f v′ is the response to
v′. The algorithm for logic value determination is proposed
as follows:
Step 1: Conduct partial-symbolic X-simulation on v′′,
which is the symbolic X test vector corresponding to
v′. All symbolic X-bit pairs are identiﬁed by comparing
v′′: PPI f v′′: PPO, where f v′′ is the response
to v′′.
Step 2: For each symbolic X-bit pair in the form
of Xib2, b1Xi, or b1 	Xi, calculate the logic
preference of Xi adaptively with the rules shown in
Table II. Here, b1 and b2 are arbitrary logic values.
Note that the initial 0-preference and 1-preference for
Xi are set to 0.
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Table II. Rules for logic preference calculation.
Xi
v′′: PPI f v′′: PPO 0-preference 1-preference
Xi b2 +1 if b2= 0 +1 if b2= 1
b1 Xi +1 if b1= 0 +1 if b1= 1
b1 	Xi +1 if b1= 1 +1 if b1= 0
(b1, b2: 0 or 1).
Step 3a: When the logic value for the X-bit Xi
in a symbolic X-bit pair in the form of Xib2,
b1Xi, or b1 	Xi needs to be determined, select 0
(1) if its 0-preference (1-preference) is greater than its
1-preference (0-preference) for Xi.
Step 3b: When the logic values for the X-bits a and
b in a symbolic X-bit pair in the form of ab =
XiXi need to be determined, select 0 (1) for both
a and b ﬁrst. If this selection cannot be realized in X-
ﬁlling, then select 1 (0) for both a and b.
Step 3c: When the logic values for the X-bits a and
b in a symbolic X-bit pair in the form of ab =
Xi 	Xi need to be determined, select 0 (1) for a and
1 (0) for b ﬁrst. If this selection cannot be realized in
X-ﬁlling, then select 1 (0) for a and 0 (1) for b.
Step 3d: When the logic values for the X-bits a and
b in a symbolic X-bit pair in the form of ab =
XiXj or Xi 	Xj need to be determined, select the
same logic value for both a and b ﬁrst. If this selec-
tion cannot be realized in X-ﬁlling, then select opposite
logic values for a and b.
Obviously, Step 1 is for collecting more dependency
information on X-bit-pairs through partial-symbolic X-
simulation. Step 2 is for taking X-bit-pair-dependency into
consideration in order to determine the logic value for an
X-bit more effectively. Step 3 is for determining logic val-
ues in all possible cases. As a result, more effective logic
values can be determined for the X-bits of an X-bit-pair
in X-ﬁlling.
An example of logic value determination is shown in
Figure 12, which shows the result of partial-symbolic X-
simulation for the same circuit and the same initial test
vector as shown in Figure 5. There are three symbolic
X-bit-pairs: ax = X10, b y = 1X1, and
c z = 1X1. According to the rules shown in Table II,
1
1
a
b
c
x
y
z
〈v ′′, PPI〉
0
v ′′
0
X1
〈 f (v′′ ): PPO〉
X1
X1
f (v ′′ )
Fig. 12. Example of logic value determination.
the 0-preference for X1 is 1 and the 1-preference for X1
is 2. Therefore, when it is necessary to determine a logic
value for the X-bit X1 in the symbolic X-bit-pair ax =
X10, logic value 1 will be selected. This will result in
a capture transition for ax but will avoid two capture
transitions for b y and c z. Obviously, this is a better
selection than the one shown in Figure 5. Therefore, com-
pared with the previous logic value determination method
summarized in Table I, the new logic value determination
method generally leads to more effective X-ﬁlling for cap-
ture transition reduction.
4. EXPERIMENTAL RESULTS
The proposed method for capture power reduction was
implemented in C, and experiments were conducted on
ISCAS’ 89 circuits to verify its effectiveness. The machine
used was a PC with a 1.0 GHz Pentium III CPU and
512 MB memory.
Table III shows the basic information on the circuits
used in experiments. The numbers of PIs, POs, and F/Fs
for each circuit are shown under “# of PIs”, “# of POs”,
and “# of F/Fs”, respectively. An internally-developed
ATPG tool was used to generate stuck-at test sets, and the
number of test vectors and the fault coverage for each cir-
cuit are shown under “# of Vectors” and “Fault Coverage”,
respectively. In addition, the original maximum number of
capture transitions for each circuit is shown under “Origi-
nal Max. Trans”.
Table IV shows the experimental results for the previ-
ous capture power reduction method based on an uncon-
strained X-identiﬁcation procedure28 and the old LCP
X-ﬁlling procedure.27 The percentage of X-bits found
by the unconstrained X-identiﬁcation procedure and CPU
time for each circuit are shown under “X” and “CPU”
of “Unconstrained X-Identiﬁcation”, respectively. It can
be seen that on average, 65.3% of the bits in a fully-
speciﬁed test sets can be turned into X-bits without any
fault coverage loss. X-ﬁlling for the identiﬁed X-bits was
conduced by the old LCP procedure27 that ignores X-bit-
pair-dependency in logic value determination for X-bits.
The maximum number of capture transitions, the reduction
ratio with regard to the original maximum number of cap-
ture transitions, and CPU time for each circuit are shown
Table III. Basic information.
# of # of # of # of Fault Original
Circuit PIs POs F/Fs Vectors Coverage Max. Trans.
s1238 14 14 18 125 94.9 18
s1423 17 5 74 24 99.1 49
s5378 35 49 179 100 99.1 102
s13207 31 121 669 235 98.5 380
s15850 14 87 597 97 96.7 282
s35932 35 320 1728 12 89.8 1548
s38417 28 106 1636 87 99.5 590
s38584 12 278 1452 114 95.9 925
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Table IV. Experimental result for the previous method.
Unconstrained Random
X-Identiﬁcation X-Filling Old LCP X-Filling
X CPU Max. Max. Red. CPU
Circuit (%) (Sec.) Trans. Trans. Ratio (%) (Sec.)
s1238 55.0 01 14 9 500 00
s1423 41.1 01 40 34 306 00
s5378 71.0 13 109 91 108 02
s13207 91.6 86 305 244 358 59
s15850 76.1 53 262 173 387 18
s35932 34.4 40 1532 1517 20 03
s38417 73.4 138 600 323 453 247
s38584 79.7 175 802 437 528 223
Ave. 65.3 — — — 332 —
under “Max. Trans.”, “Red. Ratio”, and “CPU” of “Old
LCP X-Filling”, respectively. For the comparison purpose,
the result of randomly ﬁlling the X-bits for each circuit is
also shown in Table IV under “Max. Trans.” of “Random
X-Filling”. Obviously, even the old LCP X-ﬁlling proce-
dure can achieve a better capture power reduction effect
than random X-ﬁlling.
Table V shows the experimental results for the new
capture power reduction method proposed in this paper.
X-identiﬁcation was conducted by a constrained X-
identiﬁcation procedure29 based on the constraint matrix
generation technique proposed in 3.2. X-ﬁlling was con-
ducted by the new X-bit-pair-dependency-aware LCP X-
ﬁlling procedure proposed in 3.3. The meaning of each
column is the same as that of the corresponding column
in Table IV.
From Table IV, it can be seen that the previous cap-
ture power reduction method achieved 33.2% reduction
for the maximum number of capture transitions on aver-
age. From Table V, it can be seen that the proposed cap-
ture power reduction method achieved 43.3% reduction for
the maximum number of capture transitions on average.
This is 30.4% improvement in the reduction ratio for the
maximum number of capture transitions. Since the num-
ber of capture transitions has strong correlation with the
Table V. Experimental result for the proposed method.
Constrained Random
X-Identiﬁcation X-Filling New LCP X-Filling
X CPU Max. Max. Red. CPU
Circuit (%) (Sec.) Trans. Trans. Ratio (%) (Sec.)
s1238 32.6 01 14 5 722 00
s1423 10.8 01 43 34 306 00
s5378 25.2 12 108 70 314 05
s13207 33.1 103 333 198 479 55
s15850 20.2 52 252 132 532 18
s35932 12.8 37 1533 1482 43 06
s38417 20.3 153 592 295 500 56
s38584 20.6 149 785 396 572 70
Ave. 21.9 — — — 433 —
number of node transitions in a circuit,13 and the number
of node transitions directly reﬂects capture power dissipa-
tion, the experimental results show that the new techniques
proposed in this paper are indeed effective in reducing
capture power dissipation.
Note that, in order to generate a constraint matrix for
constrained X-identiﬁcation, it is necessary to set c_limit
(the number of allowed capture transitions per test vector)
as described in 3.2.2. In the experiments, we set c_limit
as 10%×MCTT , where T is an initial fully-speciﬁed
test set.
Also note that, unconstrained X-identiﬁcation resulted
in 65.3% of X-bits on average for a fully-speciﬁed test
as shown in Table IV, while constrained X-identiﬁcation
resulted in 21.9% of X-bits on average for a fully-speciﬁed
test as shown in Table V. Obviously, even though con-
strained X-identiﬁcation resulted in a smaller number of
X-bits, nonetheless it achieved better results in capture
power reduction. This demonstrates that X-bit distribu-
tion, not only the number of X-bits, indeed plays an
important role in improving the effect of capture power
reduction.
5. CONCLUSION
This paper proposed a new capture power reduction
method based on test set modiﬁcation, featuring two
unique techniques. The ﬁrst technique is for algorithmi-
cally generating a constraint matrix for constrained X-
identiﬁcation. This makes it possible to obtain a more
effective X-bit distribution for capture power reduction.
The second technique is for determining a more effective
logic value for an X-bit in X-ﬁlling by taking dependency
among different X-bit-pairs into consideration. This makes
it possible to achieve a globally better result in capture
power reduction. Since the proposed method is for post-
processing a test set, it can be readily applied in any test
generation ﬂow for capture power reduction without incur-
ring impact on area, timing, test set size, and fault cov-
erage. The result is a lowered risk of test-related yield
loss due to IR drop caused by excessive capture power
dissipation.
Areas for future work include (1) evaluating capture
power reduction effects by using a power analysis tool,
(2) determining c_limit algorithmically, (3) extending the
basic idea of this paper to dynamic compaction in ATPG,
and (4) combining the test set modiﬁcation approach with
the DFT (design for testability) approach in order to fur-
ther reduce test power in general.
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